



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/705,368	11/10/2003	Randy Neaman Siade	550,699	4338	
7590	11/29/2004	EXAMINER			
CHARLES J. FASSBENDER UNISYS CORPORATION 10850 VIA FRONTERA, M/S 1000 SAN DIEGO, CA 92127		HOLLINGTON, JERMELE M			
		ART UNIT	PAPER NUMBER	2829	

DATE MAILED: 11/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/705,368	SIADE ET AL. <i>PM</i>	
	<b>Examiner</b>	<b>Art Unit</b>	
	Jermele M. Hollington	2829	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### **Status**

1) Responsive to communication(s) filed on 10 November 2003.  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### **Disposition of Claims**

4) Claim(s) 1-12 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-5 and 7-12 is/are rejected.  
 7) Claim(s) 6 is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### **Application Papers**

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 10 November 2003 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### **Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### **Attachment(s)**

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_.  
 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Information Disclosure Statement***

1. The listing of references in the specification is not a proper information disclosure statement. 37 CFR 1.98(b) requires a list of all patents, publications, or other information submitted for consideration by the Office, and MPEP § 609 A(1) states, "the list may not be incorporated into the specification but must be submitted in a separate paper." Therefore, unless the references have been cited by the examiner on form PTO-892, they have not been considered [see page 4, line 1 and page 43, line 17].

### ***Drawings***

2. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: items 81-85 shown in Figs. 1, 9-11, and 14. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement-drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

***Specification***

3. The disclosure is objected to because of the following informalities: there are numerous pages at the beginning sentences of the page and the end sentences of the page that are missing letters in some words.

Appropriate correction is required.

4. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

***Claim Objections***

5. Claim 2 is objected to because of the following informalities: in line 1 of the claim the letter "e" is missing in "wher in". Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-5 and 7-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Friedrich et al (6307388).

Regarding claim 1, Friedrich et al disclose [see Figs. 1A-2] an electromechanical system (electromechanical apparatus 10) for testing IC-chips (IC chips 12c); said system being comprised of: a total of N chips holding subassemblies (chip holding subassembly 12), where

N is an integer greater than one and where each chip holding subassembly (12) has sockets (sockets 12b) for holding a group of IC-modules that include said IC-chips (12c); a moving means (actuator 16) for automatically moving the i-th one of said N chip holding subassemblies (12) from a load position in said system (10) to a test position in said system (10) and visa-versa where i changes with time in a sequence; a power supply means (power converter subassembly 13) which sends electrical power only to those IC -modules that are held by said chip holding subassemblies (12) at said test position; and, a signal generator means [not shown but see col. 1, lines 61-67] which sends test signals concurrently to said IC-chips (12c) on all chip holding subassemblies (12) that are at said test position, where said test signals are shifted in time from one subassembly to another.

Regarding claim 2, Friedrich et al disclose said signal generator means [not shown but see col. 1, lines 61-67] begins to send said test signals to said IC-chips (12c) that are on the i-th chip holding subassembly (12), between the time that subassembly (12) is moved to said test position and the time that the next chip holding subassembly (12) in said sequence is moved to said test position.

Regarding claim 3, Friedrich et al disclose said sequence in which said moving means (16) moves said i-th chip holding subassembly (12) in a repetitive sequence.

Regarding claim 4, Friedrich et al disclose said sequence in which said moving means (16) moves said i-th chip holding subassembly (12) in a random sequence.

Regarding claim 5, Friedrich et al disclose said moving means (16) moves said i-th chip holding subassembly (12) from said load position to said test position and visa-versa, while at least half of said N chip holding subassemblies (12) are at said test position.

Regarding claim 7, Friedrich et al disclose said signal generator means [not shown but see col.1, lines 61-67] sends test signals, which place said IC-chips (12c) in a predetermined state but do not functionally test said IC-chips (12c).

Regarding claim 8, Friedrich et al disclose said signal generator means [not shown but see col.1, lines 61-67] sends test signals, which functionally test said IC-chips (12c).

Regarding claim 9, Friedrich et al disclose a chip handler means (pressing mechanism subassembly 15), which is time-shared by all of said chip holding subassemblies (12), for moving said IC-modules from one source container into the sockets (12b) on said i-th chip holding subassembly (12) at said load position, and from those sockets (12b) to at least one pass container and one fail container.

Regarding claim10, Friedrich et al disclose a means (arm components 17a and 17b) for automatically replacing any one of said containers when chip handler means (15) filled that container with said IC-modules.

Regarding claim 11, Friedrich et al disclose each socket (12b) on said chip holding subassembly (12) faces downward at said load and test position, and said chip handler means (15) flips each IC-module 180 degrees from an initial position where said electrical terminals face downward.

Regarding claim 12, Friedrich et al disclose each chip holding subassembly (12) is manually removable from said system (10) at said load position and manually returnable to said system at said load position.

***Conclusion***

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Tustaniwskyj et al (6,307,369 & 6,325,662 & 6,522,156 & 6,774,661 and 6,809,543), Rhodes et al (6,415,409), Ditrí et al (6,581,486) and Babcock et al (6,658,736) disclose a method and apparatus for testing integrated chips.

9. Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.


10. The following is a statement of reasons for the indication of allowable subject matter: regarding claim 6, the primary reason for the allowance of the claim is due to the fact that the prior art does not disclose signal generator means includes N digital state machine as claimed.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (571) 272-1960. The examiner can normally be reached on M-F (9:00-4:30 EST) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on (517) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2829

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Jermele M. Hollington  
Patent Examiner  
Art Unit 2829

JMH  
November 16, 2004